





CSCE/ELEG 2114: Digital Design

Gate Design

Reading: Chapter 2.7-2.8, 3.6, 4.5-4.6

Courtesy of Dr. Brown, Dr. Vranesic, Dr. Harris, Dr. Zhou and Dr. Hadimioglu



L http://csce.uark.edu

🖀 +1 (479) 575-6043








□ We have learned INV, NAND2, NOR2 gates

- What about XOR/XNOR?
- What about any boolean function?










Inverters can also be implemented with a NAND or NOR gate.












🗆 8T design



 $C = AB + \overline{AB}$

Α	В	C 0 1 1 0
0	0	0
0	1	1
1	0	1
1	1	0












XNOR=XOR+INV

• 10T design












8T Design



С	$= AB + \overline{AB}$			
	Α	в	С	
	0	0	1	
	0	1	0	
	1	0	0	
	1	1	1	







Α


В





UNIVERSITY OF


Non-Inverting Operators





Inverting Operators








A Complex Three Input Gate











Most Boolean functions can be implemented using switches

The basic rules are as follows

Pull-up section of switch network

- Use complements for all literals in expression
- Use only pMOS devices
- Form series network for an AND operation
- Form parallel network for an OR operation

Pull-down section of switch network

- Use complements for all literals in expression
- Use only nMOS devices
- Form parallel network for an AND operation
- Form series network for an OR operation










To implement the Boolean function given below, the following pull-up network could be designed.




• Notice how AND and OR become series and parallel circuits, respectively.







To complete the switch design, the pull-down section for the Boolean function must also be designed.



Notice how AND and OR become parallel and series circuits, respectively.

12






Completed Example



Putting the pull-up and pull-down pieces together gives the following CMOS switch implementation of the Boolean function.













Gate network consists of

- Gates
- External inputs and outputs
- Connections

Gate inputs

- Only one connection to input is allowed
 - Connected to constant value (0 or 1)
 - Connected to an external input
 - Connected to a gate output

Gate outputs

 Output load should not be greater then the fanout factor for the gate and technology being used.









Valid/Invalid Networks









Valid or Invalid?

Valid or Invalid?



Valid or Invalid?



Valid or Invalid?










Implement the following Boolean function using logic gates

 $\mathbf{F} = \overline{((\mathbf{A} + \mathbf{B}\overline{\mathbf{C}})\mathbf{D})} + \mathbf{C} + \mathbf{D}\mathbf{E}$

Possible solution:



• $3 \times 6_{AND} + 3 \times 6_{OR} + 3 \times 2_{NOT} = 42$ transistors for CMOS technology.









Because of various implementation reasons, it may be desired to use only specific sorts of logic gates in an implementation.

- For instance, many CMOS implementations use only NAND gates.
 Some implementations use on NOR gates.
- This can be done in a number of manners. One is to rework the Boolean functions so that only the specific gates desired are used.
- May reduce the physical number of transistors required if the appropriate types of gates are used.

NAND and NOR are universal gates

AND and OR need INVs to implement any function








Demorgan's Square



DeMorgan's Square










Two Level Synthesis (SOP)




Sum of Products

Using only NAND gates



• We create many bubbles with NOR gates










Two Level Synthesis (POS)



Product of Sums

- NOR gates only
- We will create many bubbles with NAND gates









Mixed Logic



Mixed logic is one approach that makes it easier to redesign a logic network to use desired types of gates.

Mixed logic is also self-documenting

- This means that you can see what the original designer started with and see how the logic network was changed for the implementation.
- The idea behind mixed logic is to diagram out the logic network from the Boolean equations given, and then make small changes to the logic network to achieve desired results for implementation.









Mixed logic is one approach that makes it easier to redesign a logic network to use desired types of gates

The procedure for performing mixed logic conversions:

- Draw the logic network for the given Boolean equation.
 - Use only AND and OR gates.
 - Replace all complements with a bar (no bubbles or inverters yet!)
- Add complement bubbles and NOT gates within the network to appropriately convert logic gates to desired gate sets.
- The rules in adding complement bubbles and NOT gates
 - All bubbles must cancel each other out
 - Exactly one and only one bubble needed on each bar
- Extract the gates from the circuit, ignoring bars












Implement the following Boolean function using only NAND gates first and then using only NOR gates.

 $\mathbf{F} = \mathbf{A}\mathbf{B} + \mathbf{C}\mathbf{D}$

Solution: Start by drawing the logic network for the Boolean function with the complements as bars.













Step 2: Add bubbles to form NAND gates



Step 3: Add invertors to cancel out bubbles






Example 1 using NAND



Solution: This logic network now only uses NAND gates and INVs

 $F(A, B, C, D, E) = \overline{AB} \overline{C}D$













Step 2: Add bubbles to form NOR gates (step 1 is the same)



Step 3: Add invertors to cancel out bubbles












Solution: This logic network now only uses NOR gates and INVs

 $F(A, B, C, D, E) = \overline{\overline{\overline{A} + \overline{B}} + C + \overline{\overline{D}}}$














Implement the following Boolean function using NAND gates

 $\mathbf{F} = \overline{((\mathbf{A} + \mathbf{B}\overline{\mathbf{C}})\mathbf{D})} + \mathbf{C} + \mathbf{D}\mathbf{E}$

• Step1: Start by drawing the logic network for the Boolean function with the complements as bars.




















Step4: This logic network now only uses NAND gates and INVs

