

HITEC & APPE Joint Session

Albuquerque, NM

Thursday, April 20, 2023

3:45 - 4:15PM



University of Arkansas – ME, EE, & CSCE



International Microelectronics Assembly & Packaging Society

Factoring Interacting Stress Mechanisms in Design for Reliability of **Extreme Environment Power Modules**

Lead Author: Dr. David Huitink¹ (dhuitin@uark.edu)

<u>Co-Authors</u>: Whit Vinson¹, Collin Ruby¹, Dr. Imam Al Razi², David Agogo-Mawuli³, Dr. Alan Mantooth³, Dr. Yarui Peng²

University of Arkansas Mechanical Engineering¹, Computer Science & Computer Engineering², Electrical Engineering³



UA Power Group






Content Overview

University of Arkansas – ME, EE, & CSCE

- > Power Electronics SoA & Challenges
- Reliability Modeling & Considerations
- > Performance & Optimization w/ EDA
- Case Study
- Conclusions & Outlook
- ≻ Q&A






Power Electronics SoA & Challenges




State of the Art: Wide Bandgap Power Modules Tech for high amperage

- Challenges
 - 1. Parasitic Control
 - 2. Thermal Management vs. High loss density
 - 3. Reliability & Manufacturability vs WBG Characteristics



University of Arkansas – ME, EE, & CSCE

[1] e.g. Wolfspeed high Performance HT-3000 module & cutaway https://s3.i-micronews.com/uploads/2019/02/SP19416-YOLE_Wolfspeed-CAS325M12HM2-1200V-SiC-Module_SAMPLE.pdf



[2] "Demystifying SiC MOSFETs challenges," July 22, 2020, Power Electronics News: Technical Articles, <u>https://www.powerelectronicsnews.com/demystifying-sic-mosfets-challenges/</u>






University of Arkansas – ME, EE, & CSCE

> University of Arkansas Power Group

History of PE Module and System
 Development & Integration



[3] https://news.uark.edu/articles/63737/electric-motor-drive-takes-off-in-test-flight-ofpassenger-hybrid-electric-plane Wolfspeed HT-3000 commercial module within which we integrated the single-chip SiC gate drivers shown on the distribution board.

We achieved > 99% efficiency using these gate drivers with higher power density & reliability.







Cato Springs Research Center 1475 West Cato Springs Road Fayetteville, AR 72701 479-575-4838 https://uapower.group/





University of Arkansas – ME, EE, & CSCE

Top substrates

Si3N4 AMB

DP epoxy resin

• High reliability

Metal posts (x66)

• Encapsulant

• Cu30M70 alloy

https://high-density-electronics.uark.edu/



 $\bullet 0.8/0.32/0.8(mm)$ EPU • 2 segmented parts BLICAT Thermal die location 35 (°C-cm²W) 6.0 30 25 20 0.7 15 Trapezoidal pyramid ^{0.6} د 10 RE-PUBLICATION Power terminals (x3) 0.5 • 1mm-thick copper 60 60 $(\mathbf{J})_{50}^{\circ\circ}$ 40Thermal die location

[4] Y. Chen, A. Iradukunda, H. A. Mantooth, Z. Chen and D. Huitink, "A Tutorial on High Density Power Module Packaging," in IEEE Journal of Emerging and Selected Topics in Power Electronics, doi: 10.1109/JESTPE.2022.3232691.

3mm AlSiC baseplate

• Convex shape

University of Arkansas Packaging

Microchip 1.7kV SiC Die (x64)

• High speed switching

Built-in gate PCBs (x2)

Motherboard

Daughterboard

Attachment layers

• Silver sintering or

reflow soldering

Bottom substrates

• 0.3/0.32/0.3 (mm)

Segmented into 4 parts

Si3N4 AMB

Fast/reliable body diode

UA Power Group

David Huitink, Ph.D. dhuitin@uark.edu


5

Power Electronics: WBG trajectory toward higher T



University of Arkansas – ME, EE, & CSCE

- > PE devices are increasing in power density
 - Higher power requirements
 - Desired size and weight reductions
- A slew of downstream effects will occur as a result of increased power density, all related to package reliability





[5] G. Majumdar, "Recent technologies and trends of power devices," 2007 International Workshop on Physics of Semiconductor Devices, Mumbai, India, 2007, pp.787-792, doi: 10.1109/IWPSD.2007.4472635.



Reliability: Temperature as a core driver







UA Power Group

Time

David Huitink, Ph.D. dhuitin@uark.edu




Motivation for Combo-Stress + EDA




University of Arkansas – ME, EE, & CSCE


- As power density continues to increase, many singlestress failure regions begin to overlap with one another
 - How will this impact the overall reliability?
 - How do we deal with multi-stress scenarios?



PbSn eutectic Solder Spheres after Creep stress, EM+Tensile Stress, and EM conditions (Temp. + Current) (left to right)



[7] Montazeri, M., Vinson, W. M., and Huitink, D. R. (August 8, 2022). "Accelerated Solder Interconnect Testing Under Electromigratory and Mechanical Strain Conditions." ASME. *J. Electron. Packag.* June 2023; 145(2): 021002. https://doi.org/10.1115/1.4055024



Factoring Combo-Stress Effects into Test Planning



University of Arkansas – ME, EE, & CSCE

 Simply applying multiple stresses simultaneously will not necessarily provide useful data for life prediction
 we want to also understand interaction

- Testing at appropriate levels
- Appropriate Number of samples




Figure 6. Interaction plot between stress factors A and B.

		I	Without Inte	raction		1		With Intera	ction	
Experimental Runs	T°C	j(A)	$\sigma ~({ m MPa})$	P_{j}	Optimized Sample Allocation	T°C	$j(\frac{A}{cm^2})$	$\sigma~(\mathrm{MPa})$	P_{j}	Optimized Sample Allocation
z_1	1	2	3	0.40	20	1	2	3	0.48	24
z_2	2	1	4	0.16	8	2	1	4	0.24	12
z_3	3	4	2	0.12	6	3	4	2	0.12	6
z_4	4	3	1	0.32	16	4	3	1	0.16	8

 Table 9. LHD Case I optimized stress levels.

Table 8. LHD Case I optimized sample allocation.

Stress		Without I	nteraction			With Int	teraction	
Factor	ψ_{i0}	ψ_{i1}	ψ_{i2}	ψ_{i3}	ψ_{i0}	ψ_{i1}	ψ_{i2}	ψ_{i3}
<i>T</i> °C	75.42	85.76	97.27	119.52	84.97	96.41	108.23	119.52
$j(\frac{A}{cm^2})$	3651.0	3670.81	5585.16	6848.23	3651.07	4519.44	5583,16	6848.23
σ (MPa)	48.94	98.68	201.30	390.76	3.95	197.35	296.03	390.76

Table 12. Optimized stress levels for without interaction for Case I and Case II.

Experimental	Pro	oposed LHD Ca	D Case I Optimized Stress L				
Runs	Τ°C	j(A)	σ (MPa)		T °C	j(A)	σ (MPa)
z_1	1	1	4		1	1	4
z_2	2	4	3		2	3	3
z_3	3	3	2		3	2	2
ZA	4	2	1		4	1	1

[8] E. G. Okafor, W. Vinson, and D. R. Huitink, "Effect of Stress Interaction on Multi-Stress Accelerated Life Test Plan: Assessment Based on Particle Swarm Optimization," *Sustainability*, vol. 15, no. 4, p. 3451, Feb. 2023, doi: 10.3390/su15043451.

David Huitink, Ph.D. dhuitin@uark.edu


UNIVERSITY OF ARKANSAS





University of Arkansas – ME, EE, & CSCE

Can we utilize this understanding to design <u>Reliable</u> high density power modules?








Automated Design for Reliability

University of Arkansas – ME, EE, & CSCE

To handle combo-stress & reliability we should <u>Design for Reliability (DfR)</u>

 Think of this as an additional step in optimization, where not only are we searching for reduced stressors, but we are also examining the impact that reducing the stressor has on the lifetime of a design




 This method can also be adapted to account for the potential interaction between multiple stresses if the severity of this interaction is known, helping to reveal a more wholistic representation of a device's expected life



Performance & Optimization Example

Optimization techniques/methods can help to reduce the severity of specified stressors, which can improve the expected lifetime of a package



Layout 3

Layout ID	Parasitic Inductance , nH	Stress, MPa	Wire bond Temperature, C
Layout 1	3.30	198.56	333,58
Layout 2	4.09	166.52	279.75
Layout 3	7.66	137.65	231.25

30

35





Reliability Risk Estimation






- Package size, power req., & op. cond. w.r.t. power density
- After opt. for any number of factors, reliability will be assessed
- For high power density, overlapping stressors potentially reduce lifetime compared to single stressors → analysis becomes more cumbersome
- Emerging techniques can shed light on this behavior
 - A. Designed Accelerated Tests
 - B. Module layout risk assessment techniques
 - C. Integration of both A. & B.





Combined Risk Assessment indicator



Performance & Optimization in Automated Design



University of Arkansas – ME, EE, & CSCE

 Reliability risks can be estimated for a designed package at it's expected operating conditions through simulation

Stress + Temp Risk Score	40 -
	<pre>i i i i i i i i i i i i i i i i i i i</pre>
Parasitic Inductance	• 6.82 nH
Stress	• 200 MPa
Wire bond Temperature	• 336 C


/Q\



Performance & Optimization



University of Arkansas – ME, EE, & CSCE



High Parasitic Inductance

Low Parasitic Inductance




How to identify interacting stress effects?





University of Arkansas – ME, EE, & CSCE

> Al wire-bonded test vehicle

- Temp., current density, mechanical strain
- Accelerated testing → Life Model















Impact to the predictive quality of EM models

• Life Model Selection & Significance

University of Arkansas - ME, EE, & CSCE







Applying to E-DfR-A: Case Study

University of Arkansas – ME, EE, & CSCE



 Integration of results into optimization framework & output results








Conclusions & Outlook



University of Arkansas – ME, EE, & CSCE

- As power density increases, potential for interaction between multiple stressors will increase
- Multi-mechanism failures can reduce the expected lifetime of a component compared to the expectation for a singlemechanism
- Accounting for interacting/multi stress scenarios will be beneficial for next-generation devices
- Development and use of reliability tools for single & multi-stress analyses will enable the production of robust, power dense, systems







University of Arkansas – ME, EE, & CSCE

Thank you!

Acknowledgements:

- > University of Arkansas
 - College of Engineering
 - Engineering Research Center
- > HiDEC
- > POETS
 - NSF
 - Grant No. 2014-00555- 04
- > DEPSCoR
 - ONR
 - Contract No. FA9550-21-1-0205
 - HiTEC Paper Public Release DCN# 43-10217-22



International Microelectronics Assembly & Packaging Society

Q&A



















[1] e.g. Wolfspeed high Performance HT-3000 module & cutaway <u>https://s3.i-micronews.com/uploads/2019/02/SP19416-YOLE_Wolfspeed-CAS325M12HM2-1200V-SiC-Module_SAMPLE.pdf</u>

[2] "Demystifying SiC MOSFETs challenges," July 22, 2020, Power Electronics News: Technical Articles, <u>https://www.powerelectronicsnews.com/demystifying-sic-mosfets-challenges/</u>

[3] Electric Motor Drive takes Off in test Flight of Passenger Hybrid Electric Plane https://news.uark.edu/articles/63737/electric-motordrive-takes-off-in-test-flight-of-passenger-hybrid-electric-plane

[4] Y. Chen, A. Iradukunda, H. A. Mantooth, Z. Chen and D. Huitink, "A Tutorial on High Density Power Module Packaging," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, doi: 10.1109/JESTPE.2022.3232691.

[5] G. Majumdar, "Recent technologies and trends of power devices," 2007 International Workshop on Physics of Semiconductor Devices, Mumbai, India, 2007, pp.787-792, doi: 10.1109/IWPSD.2007.4472635.

[6] Gabriel, O. E., and Huitink, D. R. (October 22, 2022). "Failure Mechanisms Driven Reliability Models for Power Electronics: A Review." ASME. J. Electron. Packag. June 2023; 145(2): 020801. <u>https://doi.org/10.1115/1.4055774</u>

[7] Montazeri, M., Vinson, W. M., and Huitink, D. R. (August 8, 2022). "Accelerated Solder Interconnect Testing Under Electromigratory and Mechanical Strain Conditions." ASME. *J. Electron. Packag.* June 2023; 145(2): 021002. <u>https://doi.org/10.1115/1.4055024</u>

[8] E. G. Okafor, W. Vinson, and D. R. Huitink, "Effect of Stress Interaction on Multi-Stress Accelerated Life Test Plan: Assessment Based on Particle Swarm Optimization," *Sustainability*, vol. 15, no. 4, p. 3451, Feb. 2023, doi: 10.3390/su15043451.