

# Hierarchical Layout Synthesis and Optimization Framework for High-Density Power Module Design Automation

Imam Al Razi<sup>1</sup>, Quang Le<sup>2</sup>, H. Alan Mantooth<sup>2</sup>, Yarui Peng<sup>1</sup>

Computer Science and Computer Engineering Department<sup>1</sup>

Electrical Engineering Department<sup>2</sup>


University of Arkansas, Fayetteville, AR, US

UNIVERSITY OF  
ARKANSAS





# Power Electronics is Everywhere




- Electric automobiles
- Aircrafts
- Smart grid
- Consumer electronics
- .....


**Power converters are essential parts of power systems**




- ❑ **Foundation element of power converters**
- ❑ **Integrates power devices and control circuitry in a single package**
- ❑ **Wide Bandgap Devices (SiC/GaN)**
  - Increased power density
  - New packaging technologies
  - Heterogeneous integration




Wire-bonded 3D



Wire bondless 3D



Hybrid 3D




Flip-chip Module

**MCPM layout design complexity is increasing**



## □ Typical power electronics design flow:

- Manual, iterative, and computationally expensive
- Single solution at a time
- Multiple conflicting aspects
  - Electrical
  - Thermal
  - Mechanical
- Requires human expertise



**No quick turnout solution flow**




## ❑ Electronic design automation (EDA) tool can

- Overcome the limitations with the manual approach
- Reduce both engineering time and cost
- Handle multi-objective optimization

## ❑ Requirements:

- Capability of producing layout solutions
  - Manufacturable
  - Reliable
  - Electro-thermo-mechanically optimized
- Ability to export
  - Commercially available 3D FEA tools
  - Parasitic netlist for circuit simulation




Commercial half-bridge power module


**EDA tool can bridge the gap between circuit design and physical design**



□ **PowerSynth: An EDA tool with the goal streamlining the MCPM design process in a multi-objective optimization framework.**



PowerSynth basic workflow



T. M. Evans *et al.*, "PowerSynth: A Power Module Layout Generation Tool," in *IEEE Transactions on Power Electronics*, 2019 (Highlighted paper)






# 2D-2.5D-3D Layout Definition




## Definition under PowerSynth scope:

- 2D layout: Single substrate with one device layer
- 2.5D layout: Multiple substrates connected horizontally
- 3D layout: Multiple substrates stacked vertically




Circuit schematic of a full-bridge module


Lead Device Ceramic Copper Baseplate Heat Sink



2D Half-bridge power module



2.5D Full-bridge power module



3D half-bridge power module





# PowerSynth Progression



## ❑ PowerSynth Development History

Release Webpage:

<https://e3da.csce.uark.edu/release/PowerSynth/>

### ● Features

- Simple 2D layouts
- Symbolic layout representation
- Matrix-based layout engine
- Iterative DRC-checking

PS v1.1

- 2D layouts with complex geometry
- Constraint-aware, flat-level layout engine
- Heterogeneous components
- Multiple optimization techniques

PS v1.3/1.4

- All 2D/2.5D Manhattan geometries
- Hierarchical layout representation
- Hierarchical layout optimization
- Larger solution space
- Hardware-validated optimization result

PS v1.9





# PowerSynth v2



## • Data Input

- Hierarchical input script
- Manufacturer Design Kit (MDK)

## • Layout Synthesis

- Generic, scalable, and efficient algorithms
- 100% DRC-clean

## • Layout Evaluation


- Electrical/Thermal/Mechanical model
  - High-speed, reduced-order, accurate
- Reliability optimization

## • Optimization Toolbox

- Multi-objective optimization
  - Different approaches

## • Export & Simulation


- Commercial CAD/FEA tools
- Parasitic netlist



PowerSynth architecture (v2)




## 2.5D Full-Bridge MCPM Optimization



Initial layout

- **Electrical performance validation**
  - Metric: Power loop inductance

Source	Ringling Freq.	Inductance
PowerSynth	86.0 MHz	8.54 nH
Measurement	89.4 MHz	8.70 nH



Fabricated optimized design

- **Thermal performance validation**
  - Metric: Maximum junction temperature

Case	Maximum Temperature (K)				Temp. Rise Diff.
	D1	D2	D3	D4	
Measurement	416.8	416.5	427	427.7	-
ANSYS	418.9	416.8	422.4	422.9	-3.57%
PowerSynth	418	417.9	418.3	418.5	-7.15%





# Methodology



## □ Input Layout


- Hierarchical input geometry script
- Manufacturer Design Kit (MDK)

## □ Layout Engine

- Hierarchical corner stitch tree
  - Horizontal (HCS) and Vertical (VCS)
- Hierarchical constraint graph:
  - Horizontal (HCG) and Vertical (VCG)
- Built-in randomization algorithm
- Generic rigid constraint handling
- Generic connection handling

## □ Multi-Objective Optimization

- Genetic algorithm
- Performance evaluation models: Electrical, Thermal



High-level workflow



□ **Tree structure is maintained to preserve component hierarchy**


● **Tree structure construction:**

- The root is the initial empty tile (substrate rectangle).
- All components are inserted in a group-wise manner.
- Two types of tile in each node: parent (background tile) and children (foreground tile).


● **Two tree for each layout: HCS tree and VCS tree**

● **In the example:**

- All traces are in the root.
- T2, T3, and T4 are connected → Same group.
- D1 is placed on T5, that makes D1 child and T5 parent.



2D power module Layout



Tree Structure






# Hierarchical Constraint Graph

❑ Each node in the tree → Constraint graph

- Mapping of the design constraints



❑ Example

- From the tree, G4 (parent) and T5:D1 (child), hierarchical horizontal constraint graph is shown:



Parent Node


Child Node




W2= min width of device (Child Node)  
W1= min width of trace (Parent Node)




# Input Layout




3D wire bondless half-bridge module




I1



I2



I3





I4

2D layout of each layer







# Input Layout Hierarchy




I1




I2




I3



I4







## ❑ Interfacing layer


- Derived layer from it's child nodes
- No physical existence
- Only created in the constraint graph
- Maintains constraints among shared components of child nodes




## High-level steps:

- 1 Read Input Script
- 2 Create a root node
- 3 Create group of layers connected with same via
- 4 For each via connected group
- 5     Create a sub-root
- 6     For each layer
- 7         Create HCS, VCS
- 8         Create and Evaluate HCG, VCG
- 9 For each ancestor from leaf to root
- 10     Perform bottom-up constraint propagation
- 11 Evaluate root node and compute available space
- 12 For each sub-tree from root to leaf
- 13     Perform top-down location propagation
- 14 Evaluate independent nodes

■ Via (V) ■ Trace (T) ■ Device (D)



Sample 3D structure



Tree representation




- ❑ Each constraint graph is evaluated using longest path algorithm.
- ❑ The evaluated constraints are propagated in a bidirectional manner.

- **Bottom-up constraint propagation**

- Propagates from leaf towards root
- Evaluated minimum constraints
- Ensures room for child component

- **Top-down location propagation**

- Starts on arrival of all minimum constraint values in the root
- Root node evaluation can generate three types of solutions:
  - Minimum-sized
  - Variable-sized
  - Fixed-sized
- Propagates from root towards child
- Shared vertices locations are propagated






## □ Two types of edges:


- Rigid edge: Having fixed (constant) weight (  $\bullet \cdots \bullet$  )
- Flexible edge: weight can be varied (  $\rightarrow$  )

## □ Two types of vertices:


- Independent: locations are randomized independently. (  $\bullet$  )
- Dependent: all incoming or outgoing edges are rigid edges. (  $\bullet$  )



(a)



(b)



(c)

(a) Horizontal corner-stitched layout of a trace with a device, (b) HCG of the layout in (a),  
 (c) Modified HCG : after bypassing dependent vertex






# Genetic Algorithm Workflow



## Non-dominated Sorting Genetic Algorithm II (NSGAI)


- Customized flow for 2D/2.5D/3D MCPM layout optimization






## □ 2D/2.5D/3D Layout Solutions


- Minimum-sized solutions
- Heterogeneous 2D/2.5D design
- Power loop inductance 2.11 nH (3D) vs 7.12 nH (2.5D/3D)



**2D MCPM**  
(43 mm × 38.4 mm)



**2.5D MCPM**  
(84 mm × 38.4 mm)



**3D MCPM**  
(26.7 mm × 13.7 mm)








# NSGAI vs Randomization



## Runtime comparison

Algorithm	Total Layouts	Approximate runtime(min)		On Pareto-front
		Generation	Evaluation	
NSGAI	937	25	206	148
Randomization	937	1	212	10








# Optimization Results




## □ Electro-thermal optimization

- 5 floorplan sizes (85 solutions/size)
- FastHenry electrical model + ParaPower thermal model



Complete solution space



Pareto-front






# Pareto-Front Solutions



## Three selected solution layouts



Performance metrics

Layout ID	Inductance (nH)	Temperature Rise (°C)	Size (mm × mm)
A	1.37	46.99	26 × 18
B	1.37	37.96	38 × 22
C	2.54	36.72	38 × 22





# Conclusions and Future Work



## □ Conclusions

- PowerSynth is a power module layout synthesis and optimization framework promising for design automation in the power electronics industry.
- The capability to optimize all 2D/2.5D/3D power modules reaches state-of-the-art.
- The generic, scalable, and efficient algorithms can adapt to most existing packaging technologies in the industry.
- The current version relies on external tools and models, resulting in a relatively long performance evaluation runtime.

## □ Future Work

- Implement built-in, reduced-order 3D performance evaluation models
- Apply parallel processing for performance evaluation
- Validate 3D MCPM optimization results through hardware validation.





**Thank You!**